

# **Section 25. Device Configuration**

# HIGHLIGHTS

This section of the manual contains the following major topics:

Introduction	
Device Configuration Registers	
Configuration Bit Descriptions	
Device Identification Registers	
Register Map	
Related Application Notes	
Revision History	
	Introduction Device Configuration Registers Configuration Bit Descriptions Device Identification Registers Register Map Related Application Notes Revision History

## 25.1 INTRODUCTION

The device Configuration registers allow each user to customize certain aspects of the device to fit the needs of the application. Device Configuration registers are nonvolatile locations in program memory that hold settings for the dsPIC<sup>®</sup> DSC device during power-down. The Configuration registers hold global set-up information for the device, such as the oscillator source, Watchdog Timer mode, code protection settings and others.

The device Configuration registers are mapped in program memory locations, starting at address 0xF80000, and are accessible during normal device operation. This region is also referred to as 'configuration space'.

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations.

## 25.2 DEVICE CONFIGURATION REGISTERS

Each device Configuration register is a 24-bit register. However, only the lower 16 bits of each register hold configuration data. Eight device Configuration registers are available to user software:

- FBS: Boot Code Segment Configuration Register
- FSS: Secure Code Segment Configuration Register
- FGS: General Code Segment Configuration Register
- FOSCSEL: Oscillator Source Selection Register
- FOSC: Oscillator Configuration Register
- FWDT: Watchdog Timer Configuration Register
- FPOR: POR Configuration Register
- FICD: In-Circuit Debugger Configuration Register

The device Configuration registers can be programmed using Run-Time Self-Programming (RTSP), In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) or a device programmer.

**Note:** Some Configuration registers and bits may not be present on all dsPIC33F devices. Consult the specific device data sheet for more information.

J			J	<b>J</b>				
U	U	U	U	U	U	U	U	
—	—	—	—	—	—	—	—	
bit 23						•	bit 16	
U	U	U	U	U	U	U	U	
—	—	_	—	—	—	—	—	
bit 15							bit 8	
R/P	R/P	U	U	R/P	R/P	R/P	R/P	
RBS	6<1:0>	_	_	BSS<2:0> BWRP				
bit 7							bit 0	
Legend:								
R = Readable	e bit	P = Programn	nable bit	U = Unimplei	mented bit, read	d as '1'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown	
bit 23-8	Unimplemen	ted: Read as '	1'					
bit 7-6	<b>RBS&lt;1:0&gt;:</b> B	oot Segment R	AM Code Pr	otection bits				
	11 = No Boot	RAM defined						
	10 = Boot RA	M is 128 bytes						
	01 = Boot RA	M is 256 hytes						

Register 25-1: FBS: Boot Code Segment Configuration Register

- 01 = Boot RAM is 256 bytes00 = Boot RAM is 1024 bytes
- bit 5-4 Unimplemented: Read as '1'
- bit 3-1 **BSS<2:0>:** Boot Segment Program Flash Code Protection Size bits (see the specific device data sheet for more information)
- bit 0 BWRP: Boot Segment Program Flash Write Protection bit
  - 1 = Boot segment can be written
  - 0 = Boot segment is write-protected

U	U	U	U	U	U	U	U
—	—	—	_		—	_	—
bit 23	-						bit 16
U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8
R/P	R/P	U	U	R/P	R/P	R/P	R/P
RSS	<1:0>	—	—		SSS<2:0>		SWRP
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programm	able bit	U = Unimpler	mented bit, read	as '1'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 23-8	Unimplemen	ted: Read as '1	,				
bit 7-6	<b>RSS&lt;1:0&gt;:</b> S	ecure Segment	RAM Code I	Protection bits			
	11 = No Secu	are RAM defined	b				
	10 = Secure I	RAM is 256 byte	es, less BS F	RAM			
	01 = Secure I	RAM IS 2048 DY RAM is 4096 by	tes, less BS	RAM			
bit 5-4	Unimplemen	ted: Read as '1	,				
bit 3-1	SSS<2:0>: S	ecure Segment	Program Fla	ash Code Prote	ection Size bits	(see the speci	fic device data
		- information (				(000 the open	
	sneet for more	e information)					
bit 0	SWRP: Secur	e Information) re Segment Pro	gram Flash V	Write Protection	n bit		

Register 25-2:	FSS: Secure Cod	e Segment	Configuration	Register
----------------	-----------------	-----------	---------------	----------

0 = Secure segment is write-protected

U		Ŭ	U	U			
U	U	U	U	U	U	U	U
	—		—	_	—	_	_
bit 23							bit 16
U	U	U	U	U	U	U	U
_			—	_		_	
bit 15							bit 8
U	U	U	U	U	R/P	R/P	R/P
_	_	_	—	_	GSS<	<1:0>	GWRP
bit 7							bit 0
Legend:							

#### Register 25-3: FGS: General Code Segment Configuration Register

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read	as '1'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-3 Unimplemented: Read as '1'

- bit 2-1 **GSS<1:0>:** General Segment Code-Protect bits
  - 11 = User program memory is not code-protected
  - 10 = Standard security
  - 0x = High security

bit 0 GWRP: General Segment Program Flash Write Protection bit

- 1 = General segment may be written
- 0 = General segment is write-protected

U	U	U	U	U	U	U	U
—	—	—	_		—	—	_
bit 23	·	•			·	•	bit 16
U	U	U	U	U	U	U	U
—	—	—	_		—	—	_
bit 15							bit 8
R/P	U	U	U	U	R/P	R/P	R/P
IESO			—	_		FNOSC<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programn	nable bit	U = Unimple	mented bit, read	as '1'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 23-8	Unimplemen	ted: Read as ':	1'				
bit 7	IESO: Two-sp	eed Oscillator	Start-up Enat	ole bit			
	1 = Start devic	ce with FRC, the	en automatica	ally switch to th	e user-selected	oscillator sourc	e when ready
hit C 2			,	Siliator source			
		Leu: Reau as					
bit 2-0	FNOSC<2:0>	: Initial Oscillat	or Source Se	lection bits			
	111 = Interna	I Fast RC (FRC	<ol> <li>OSCILLATOR W</li> </ol>	ith postscaler			
	101 = IPRC	nscillator	i with divide-t	Jy-10			
	100 = Second	dary (LP) oscilla	ator				
	011 = Primary	y (XT, HŚ, EC)	oscillator with	1 PLL			
	010 <b>= Primary</b>	y (XT, HS, EC)	oscillator				
	001 = Interna	I FRC oscillato	r with PLL				
	000 = FKC 08	scillator					

### Register 25-4: FOSCSEL: Oscillator Source Selection Register

Register 25-5:	FOSC: Osc	illator Configu	ration Regis	ter			
U	U	U	U	U	U	U	U
—	_	—		—	—	—	_
bit 23							bit 16
U	U	U	U	U	U	U	U
	<u> </u>		_				
bit 15							bit 8
R/P	R/P	R/P	U	U	R/P	R/P	R/P
FCKSM	<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCM	ID<1:0>
bit 7							bit 0
Legend:							
R = Readable b	bit	P = Programm	nable bit	U = Unimplei	mented bit, read	as '1'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 23-8	Unimplemen	ted: Read as '1	<b>_</b> '				
bit 7-6	FCKSM<1:0>	Clock Switchi	ing Mode bits	i			
	1x = Clock sw	vitching is disat	oled; Fail-Safe	e Clock Monito	r is disabled		

01 = Clock switching is enabled; Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled; Fail-Safe Clock Monitor is enabled

bit 5 **IOL1WAY:** Peripheral Pin Select Configuration bit

- 1 = Allow only one reconfiguration
- 0 = Allow multiple reconfigurations

bit 4-3 Unimplemented: Read as '1'

- bit 2 OSCIOFNC: OSC2 Pin Function bit (except in XT and HS modes)
  - 1 = OSC2 is clock output
  - 0 = OSC2 is general purpose digital I/O pin
- bit 1-0 **POSCMD<1:0>:** Primary Oscillator Mode Select bits
  - 11 = Primary oscillator disabled
  - 10 = HS Crystal Oscillator mode
  - 01 = XT Crystal Oscillator mode
  - 00 = EC (External Clock) mode

U	U	U	U	U	U	U	U
_	_	_	—	—	_	_	_
bit 23							bit 16
U	U	U	U	U	U	U	U
		<u> </u>	—	—			
bit 15							bit 8
R/P	R/P	R/P	U	U	R/P	R/P	R/P
FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPO	OST<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	P = Program	mable bit	U = Unimple	mented bit, rea	d as '1'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unki	nown
bit 23-8	Unimplemen	ted: Read as '	1'				
bit 7	FWDTEN: Wa	atchdog Timer	Enable Mode	bit			
	1 = Watchdog	g Timer always	enabled (LPF	RC oscillator ca	annot be disabl	ed. Clearing the	SWDTEN bit
	in the RC	ON register wi	Il have no effe	ect)		dia abla d by alay	a vina a tha a
	0 = Watchdog SWDTEN	bit in the RCC	ON register)	user soltware	(LPRC can be		anng me
bit 6	WINDIS: Wat	tchdoa Timer V	Vindow Enable	e bit			
	1 = Watchdoo	a Timer in Non	-Window mode	e			
	0 = Watchdog	g Timer in Wind	dow mode				
bit 5	PLLKEN: Ph	ase-Locked Lo	op (PLL) Enal	ble bit			
	1 = Clock swi	itch to the PLL	source will wa	ait until the PLI	lock signal is	valid	
	0 = Clock swi	itch will not wa	it for PLL lock				
bit 4	WDTPRE: W	atchdog Timer	Prescaler bit				
	1 = 1:128						
h:+ 2 0	0 = 1.32	. Os : \A/atabala	- Timer Deete	aalar hita			
DIL 3-0	1111 - 1·22		y filler Postso				
	1111 = 1.32, 1110 = 1:15.3	700 384					
	•						
	•						
	•						
	0001 <b>= 1:2</b>						
	0000 = 1:1						

## Register 25-6: FWDT: Watchdog Timer Configuration Register

U		U	U				
U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16
U	U	U	U	U	U	U	U
_	—	—	—	—	—	—	_
bit 15							bit 8
R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
PWMPIN	HPOL	LPOL	ALTI2C	BOREN		FPWRT<2:0>	
bit 7							bit 0

#### Register 25-7: FPOR: POR Configuration Register

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read	as '1'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-8	Unimplemented: Read as '1'
bit 7	PWMPIN: Motor Control PWM Module Pin Mode bit
	<ul> <li>1 = PWM module pins controlled by PORT register at device Reset (tri-stated)</li> <li>0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)</li> </ul>
bit 6	HPOL: Motor Control PWM High-Side Polarity bit
	<ul> <li>1 = PWM module high-side output pins have active-high output polarity</li> <li>0 = PWM module high-side output pins have active-low output polarity</li> </ul>
bit 5	LPOL: Motor Control PWM Low-Side Polarity bit
	<ul> <li>1 = PWM module low-side output pins have active-high output polarity</li> <li>0 = PWM module low-side output pins have active-low output polarity</li> </ul>
bit 4	ALTI2C: Alternate I <sup>2</sup> C <sup>™</sup> Pins bit
	<ul> <li>1 = I<sup>2</sup>C mapped to SDA1/SCL1 pins</li> <li>0 = I<sup>2</sup>C mapped to ASDA1/ASCL1 pins</li> </ul>
bit 3	BOREN: Brown-out Reset Enable bit
	1 = BOR is enabled
	0 = BOR is disabled
bit 2-0	FPWRT<2:0>: Power-on Reset Timer Value Select bits
	111 = PWRT = 128 ms
	110 = PWRT = 64 ms 101 = PWRT = 32 ms
	100 = PWRT = 16 ms
	011 = PWRT = 8 ms
	010 = PWRT = 4 ms
	001 = PWRI = 2  ms

U	U	U	U	U	U	U	U		
—	—	—	_		—		—		
bit 23							bit 16		
U	U	U	U	U	U	U	U		
—	—	—	_		—	_	—		
bit 15							bit 8		
U	U	R/P	U	U	U	R/P	R/P		
_	—	JTAGEN	—		_	ICS<1:0>			
bit 7							bit 0		
Legend:									
R = Readable	e bit	P = Programmable bit		U = Unimple	mented bit, read	l as '1'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown			
<b></b>									
bit 23-8	Unimplemen	Unimplemented: Read as '1'							
bit 7-6	Reserved: Do	Reserved: Do not use							
bit 5	JTAGEN: JTAG Enable bit								
	1 = JTAG is enabled								
	0 = JTAG is d	isabled							
bit 4-2	Unimplemented: Read as '1'								
bit 1-0	0 ICS<1:0>: ICD Communication Channel Select Enable bits								
11 = Communicate on PGC1/EMUC1 and PGD1/EMUD1									
10 = Communicate on PGC2/EMUC2 and PGD2/EMUD2									
01 = Communicate on PGC3/EMUC3 and PGD3/EMUD3									

Register 25-8:	FICD: In-Circuit Debugger	Configuration	Register
----------------	---------------------------	---------------	----------

00 = Reserved, do not use

# 25.3 CONFIGURATION BIT DESCRIPTIONS

This section provides functional information for each of the device Configuration bits.

## 25.3.1 Code Protection and CodeGuard<sup>™</sup> Security

The dsPIC33F product families offer advanced security, which protects the intellectual property that users invest in collaborative system designs. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip with assurance that their intellectual property rights are not at risk.

The code protection features are controlled by the Configuration registers (FBS, FSS and FGS) and vary from one dsPIC33F device to another. For further information, refer to the device data sheet and refer to **Section 23. "CodeGuard™ Security"** (DS70199) in this reference manual.

## 25.3.2 Oscillator Configuration Bits

The dsPIC33F clock selection, switching, and configuration settings are controlled by the Oscillator Source Selection (FOSCSEL) and Oscillator Configuration (FOSC) registers, and the PLLKEN bit in the Watchdog Timer Configuration (FWDT) register. See **Section 7. "Oscillator"** (DS70186) for more information.

## 25.3.3 POR Configuration Bits

The POR Configuration bits, found in the FPOR Configuration register, are used to set the Power-up Timer delay time. For more information on these Configuration bits, refer to **Section 8.** "**Reset**" (DS70192).

## 25.3.4 Motor Control PWM Module Configuration Bits

The Motor Control PWM module Configuration bits are located in the FPOR Configuration register and are present only on devices that have the PWM module. The Configuration bits associated with the PWM module have two functions:

- · Select the state of the PWM pins at a device Reset (high Z or output).
- Select the active signal polarity for the PWM pins. The polarity for the high-side and low-side PWM pins can be selected independently.

For more information on these Configuration bits, refer to **Section 14.** "Motor Control PWM" (DS70187).

## 25.3.5 Watchdog Timer Configuration Bits

The dsPIC33F Watchdog Timer can be enabled and configured using the Watchdog Timer Configuration Register (FWDT). Section 9. "Watchdog Timer and Power Savings Modes" (DS70196) provides more information on these Configuration bits.

## 25.3.6 JTAG Interface

The dsPIC33F device family implements a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.



## 25.3.7 In-Circuit Serial Programming (ICSP)

The ICSP capability is Microchip's proprietary process for microcontroller programming in the target application. The ICSP interface uses two pins as its core. The programming data pin (PGD) functions as both an input and an output, allowing programming data to be read in and device information to be read out on command. The programming clock pin (PGC) clocks in data and controls the overall process.

Serial programming allows customers to manufacture boards with unprogrammed devices and then to program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about ICSP.

Any of the following three pairs of programming clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

## 25.3.8 In-Circuit Debugger

When the MPLAB<sup>®</sup> ICD 2 or MPLAB REAL ICE<sup>™</sup> in-circuit emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging when used with MPLAB IDE. The debugging functionality is controlled through the EMUCx (emulation/debug clock) and EMUDx (emulation/debug data) pin functions.

Any of the following three pairs of debugging clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

The debugging clock and data pins must be selected by programming the ICD Communication Channel Select Enable (ICS<1:0>) bits in the In-Circuit Debugger Configuration (FICD<1:0>) register. To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss, PGCx/EMCx, and PGDx/EMUDx pin pairs. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

## 25.4 DEVICE IDENTIFICATION REGISTERS

The dsPIC33F devices have two sets of registers located in configuration space that provide identification information.

### 25.4.1 Device ID (DEVID) Registers

Configuration memory space locations 0xFF0000 and 0xFF0002 are used to store a read-only Device ID number that is set when the device is manufactured. This number identifies the dsPIC33F device type and the silicon revision.

The Device ID registers can be read using table read instructions.

### 25.4.2 Unit ID Field

The Unit ID field is located at configuration memory space locations 0xF80010 through 0xF80016. This field consists of four Configuration registers (FUID0-FUID3) and can be programmed with unique device information.

# 25.5 REGISTER MAP

A summary of the registers associated with dsPIC33F device configuration is provided in Table 25-1.

#### Table 25-1: Device Configuration Register Map

Name	Bits 23 - 8 (Not used for device configuration)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FBS	_	RBS<1:0>		—	—	BSS<2:0>			BWRP
FSS	-	RSS<1:0>		—	—	SSS<2:0>		SWRP	
FGS	-	_	—	—	—	—	GSS<1:0>		GWRP
FOSCSEL	_	IESO	—	_	_	—	FNOSC<2:0>		
FOSC	_	FCKS	VI<1:0>	IOL1WAY	—	—	OSCIOFNC POSCMD		1D<1:0>
FWDT	_	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOST<3:0>		
FPOR	_	PWMPIN	HPOL	LPOL	ALTI2C	BOREN	FPWRT<2:0>		
FICD	_	_	—	JTAGEN	—	—	— ICS<1:0>		<1:0>
FUID0	_	User Unit ID Byte 0							
FUID1	_	User Unit ID Byte 1							
FUID2	_	User Unit ID Byte 2							
FUID3	—	User Unit ID Byte 3							

**Legend:** — = unimplemented, read as '1'. Reset values are shown in hexadecimal.

**Note:** Some Configuration registers and bits may not be present on all dsPIC33F devices. Refer to the specific device data sheet for more information.

# 25.6 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to Device Configuration include the following:

#### Title

Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F family of devices.

## 25.7 REVISION HISTORY

## **Revision A (February 2007)**

This is the initial release of this section.

## **Revision B (February 2007)**

Minor edits throughout document.

### Revision C (January 2008)

This revision includes the following corrections and updates:

- Section changes:
  - Added 25.3.6 "JTAG Interface"
  - Added 25.3.7 "In-Circuit Serial Programming (ICSP)"
  - Added 25.3.8 "In-Circuit Debugger"
- · Register changes:
  - Updated FOSCSEL: Oscillator Source Selection register (see Register 25-4)
  - Updated FPOR: POR Configuration register (see Register 25-7)
  - Added FICD: In-Circuit Debugger Configuration register (see Register 25-8)
- · Table changes:
  - Updated register map table (see Table 25-1)

## **Revision D (December 2008)**

This revision includes the following corrections and updates:

- Register changes:
  - Added the PLLKEN bit to the Watchdog Timer Configuration (FWDT) register (see Register 25-6)
  - Removed the BKBUG and COE bits from the In-Circuit Debugger Configuration (FICD) register (see Register 25-8)
- Updated 25.3.2 "Oscillator Configuration Bits" to include a reference to the PLLKEN bit
- Additional minor corrections such as language and formatting updates have been incorporated throughout the document.